|
The Zaltys High Data Rate Modulator (HDRM-M) IP core efficiently realizes the digital baseband section of a high
performance modem transmit path.
Using sophisticated DSP techniques, the core can generate any modulation scheme up to 8 bits wide, such as (but not
restricted to) BSPK, QPSK, 8QAM, 16QAM, 32APSK, 64QAM, 128QAM & 256QAM, all to a high performance level and at high
symbol rates.
Functional blocks include:
- Symbol Mapping
- Matched Filtering
- Sample Interpolation
- DAC Interfacing
Show the block diagram (opens in new window)
Show more details & prices
|
Hide details
The modulator is highly flexible, supporting continuously variable software-selectable symbol rates of between 2.5kbaud
and 40Mbaud, when operating with a 100MHz system/DAC clock rate.
This is the typical performance achievable when implementing the design using inexpensive FPGA devices, but increased
data rates are possible by targeting the design to higher performance FPGA families which allow an increase in system
clock rate.
Once configured via the 32-bit microprocessor interface, the modulator operation is completely automatic.
Applications
The Zaltys High Data Rate Modulator (HDRM-M) core is ideally suited to the following applications:
- Satellite Communications
- Microwave Line-of-Sight
- Broadcast Networks
- Wired & Optical Links
Delivery Schemes & Outline Costs
The following
Delivery Systems
are available for this core.
A relative price indication is shown - please contact our
Sales Team
for up-to-date pricing.
Devices & netlists are available for a range of FPGA families, including Xilinx, Altera & Lattice.
|
|
FPGA Device
|
FPGA Netlist
|
VHDL Code
|
VHDL & Matlab
|
|
Price Range
|
€
|
€€
|
€€€
|
€€€€
|
|
|
|
|
|
|
Products 